I. Introduction
MOS (Metal-Oxide-Semiconductor), transistor is looks like a "sandwich" which consist of a semiconductor layer (usually a slice wafer from a single crystal of silicon), a layer of silicon dioxide (the oxide) and a layer of control electrode which can be either metal or polysilicon. The conducting region is known as the "channel". The channel exists between the source(S) and drain(D). [1] Silicon dioxide has traditionally been used as the gate insulator. The gate oxide serves as insulator between the gate and channel, which should be made as thin as possible to increase the conductivity of the channel and performance of the transistor when transistor is on and to reduce subthreshold leakage when the transistor is off. [2] Silicon dioxide has moderate value of dielectric constant. The capacitance of oxide layer is proportional to the dielectric constant and inversely proportional to dielectric thickness. A higher dielectric thickness reduces the quantum tunneling [3] current through the dielectric between the gate and the channel.
The reduction in dimension of the gate dielectric, results the increase of capacitance and speed of the device. Further, reduction in thickness of SiO 2 above acceptable limit will cause increase in subthreshold leakage current.High dielectric constants materials can resolved this problem. Hafnium Dioxide has relatively large energy band gap and a good thermal stability as compared to Si [4] . Hafnium dioxide is a high-dielectric, low absorption material usable for coatings in UV (~250 nm) to IR (~10μm) regions.HfO 2 or Hafnia is the inorganic colorless solid and stable compounds of hafnium and also an intermediate which provides Hf metal. It has relatively large energy band-gap and a good thermal stability as compared to Si. It is an electrical insulator with a band-gap of 5.8eV [5] [6] [7] . HfO 2 is inert and respond with strong acids and strong bases and dissolves slowly in HF acid to give fluorohafnate anions. The use of HfO 2 results in many advantages over SiO 2 [8] .
II. Design And Simulation
The general processes to design 180nm MOSFET involving simulation of fabrication process, structure and mesh and electrical testing. The first step for designing the MOSFET is to draw the "device drawing" using Visual TCAD, further meshing is done. The structure of the hybrid MOSFET is shown in figure 1. 
III. Result And Analysis
We have simulated and listed drain current value for single substrate (Si substrate ) MOSFET and Hybrid MOSFET which is as follow: 
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From the above results we find that the drain saturation current level for Hybrid MOSFET is lower than the single substrate MOSFET. For high speed and power electronics application the drain current should be at high level saturation value. This can be achieved by reducing the thickness of gate oxide layer upto acceptable limit which give the simulated result graph as follows : From the above result we find that by reducing thickness of oxide layer upto acceptable limit the drain current increases. Now we can also increase the drain current value by using high dielectric constant material oxide HFO 2 layer in the place of SiO 2 layer as mentioned above. The Simulated results are given as follows: From above we analysis that by using high dielectric constant material oxide like HFO 2 layer drain current value increases.
IV. Conclusion
We have investigated that the hybrid substrate MOSFET provide a much earlier saturating low valued drain current as compared to single substrate MOSFET. In many application we need earlier saturating higher valued drain current. Our Simulation and analysis reflect that the desirable outcome of drain current can be achieved by reducing the gate oxide (SiO 2 ) layer thickness upto threshold limit and/or replacing the SiO 2 with HfO 2 layer.
